



Port E	Port F	TPU I/O	CSB
---	---	---	---
DAACK0 bus	MODCK T/R*/LED	TP0 KC0	CS0 Boot ROM
DAACK1 bus	RO1* VINT*	TP1 KC1	CS1 RAM WRH*
AVCC SDA	IRO2* RTC	TP2 KC2	CS2 RAM OE*
RAMC ENLUD*	IRO3* bus	TP3 KC3	CS3 RAM CE*
DS* funct	IRO4* bus	TP4 TXDB	CS4 Bus memory
AS* funct	IRO5* bus	TP5 RXDB	CS5 Bus I/O
SIZE0 bus	IRO6* bus	TP6 BEEP, 16X	CS6 A19
SIZE1 bus	IRO7* bus	TP7-15, bus	CS7 A20
	NMI* bus		CS8 A21
			CS9 A22
			CS10 Flash CS*

Rev 1.1
PAL connect to SEL0 and jumper to GND, SEL0 and AS* connected to R8
Diodes, RC added between MISO and VASTI, PWR# connector per standard

Rev 1.2
Added series resistors to VASTADDR outputs
Added LED to MODCK, Routed TP0-3 to J2D
Added IRO2* disconnect jumper

Rev 1.3
Added fudicidls for auto insertion equipment, moved caps from edge, renumbered ICs

Drawn	Date	VESTA TECHNOLOGY, INC.
ss	Fri Mar 03 2000	(303)422-8088
SBC2000-332		Rev 1.x
S2332sch.sch		Page 2 of 2

The information contained in this document is not intended as a guide to the design of a 68332 microprocessor based product.